In this paper, the problem of designing a fractional order PID-type controller is considered for a boost converter. By using the output capacitance and input inductance values this paper characterizes integer order PID-type control gains which will make the closed-loop system transfer function approximately equal to a first order system with a unit DC gain and prescribed time constant τ . Next, a procedure to compute the design parameters of a fractional order PID-type controller is given together with a descritized control algorithm for DSP implementation. By using a floating-point DSP, the proposed control algorithm is implemented in real time. Finally, experimental results are given to show the practical feasibility and effectiveness of the proposed fractional order PID-type control system under several operating conditions. The results illuminate that the proposed controller can be better than a conventional integer order PID-type controller.
I. INTRODUCTION
DC-DC converters have been popular in many industrial applications, including power supplies and power drives. DC-DC converters have several different operation modes. And they are represented by nonlinear continuous-time dynamical equations which can exhibit nonlinear phenomena such as chaos, bifurcation, periodic behavior, and multiple equilibrium points or so [2] , [4] , [5] , [7] . The input value is confined in the set {0, 1} or it is assumed that the input is within the interval [0, 1] and the state representing the inductor current should be equal to or larger than zero. Due to these nonlinearity and constraints on the input or state variables, it is difficult to design a high performance DC-DC converter control system. DC-DC converters are usually subject to parameter or load uncertainties that can significantly degrade control system performances. In order to solve these problems, various advanced DC-DC converter control design methods have been proposed in the literature. In [1] , [10] ,
The associate editor coordinating the review of this manuscript and approving it for publication was Zhong Wu . [12] , [19] - [21] , [25] , [28] , [42] , [45] , [46] , [48] , the model predictive control approach has been applied for converters. In a model predictive control method, an optimal control input is constructed through optimizing a user-defined cost function which is usually selected as a weighted sum of the input and state variables. A model predictive control method can make a trade-off among several control performance criteria by setting the cost function as a weighted sum of the control performance criteria with appropriately chosen weighting factors. And, the model predictive control methods can easily consider the constraints on the input or state variables in the design procedure. The nonlinear control methods [14] , [17] , [30] , [31] , [34] , [36] have also been developed under nonlinearity and constraints on the input or state variables. The sliding mode approach has been applied for robust DC-DC converter controller design problems in [29] , [35] , [37] , [39] , [47] . It should be noted that the sliding mode approach has been very effective to attack the robust feedback control design and analysis problem for uncertain nonlinear systems where the uncertainties can be lumped into unknown but bounded functions. The sliding mode control methods can improve the robustness against nonlinear uncertainties. The sliding mode control methods yield good performances such as fast transient response, insensitiveness to external disturbances, and invariance to internal parameter variations. On the other hand, several authors [3] , [11] , [16] , [27] , [32] have proposed intelligent control methods based on the fuzzy control theory which has been successfully applied for nonlinear system modeling and control. In [3] , a Takagi-Sugeno fuzzy model for a boost converter has been derived and a global stabilizing fuzzy controller for the fuzzy model has been designed. The authors of [16] have proposed a fuzzy controller for a buck converter and they have shown that the fuzzy controller can be better than a proportional-integralderivative (PID) controller via some experimental comparison. In [27] a PI-like fuzzy controller design method has been proposed. The authors of [32] have improved the PI-like fuzzy controller design procedure based on a conventional PI controller tuning method. The previous advanced DC-DC converter control design methods yield not only good transient responses but satisfactory steady-state performances. However, the PID-type control methods are widely adopted to control the DC-DC converters because they are simple, practical, effective, and easily tuned [14] , [16] , [23] , [24] , [32] , [49] .
On the other hand, the fractional order control system approach has been widely used to improve control system performances. And various fractional order PID-type control system analysis and design methods have been developed in the literature [6] , [8] , [9] , [18] , [22] , [26] , [33] , [40] , [41] , [43] , [44] . Motivated by the fact that a fractional order PID controller can outperform conventional integer order PID controllers, this paper considers the problem of designing a fractional order PID-type controller for a boost converter. Firstly, this paper characterizes integer order PID-type control gains which will make the closed-loop system transfer function approximately equal to a first order system with a unit DC gain and prescribed time constant τ . These gains are used for the PID gains of the fractional order PID-type controller. A systematic procedure to tune the fractional orders of the fractional order PID-type controller is given together with a descritized control algorithm for DSP implementation. The descritized control algorithm is implemented on a Texas Instruments TMS320F28335 DSP in order to verify the feasibility and practicality of the proposed method. Finally, experimental results are presented to verify that the proposed algorithm can be effectively applied to realtime control of a boost converter in response to load or input voltage variations. The fractional order control system design problem for converters has also been considered in [6] , [8] , [18] . However, only [6] has considered a boost converter and none of the previous results of [6] , [8] , [18] has given an explicit formula of PID gains.
In Section 2, a continuous-time boost converter dynamic equation is given and the design problem is formulated. Section 3 gives a parameterization of a class of integer order PID-type controllers enabling the closed-loop system transfer function approximately equal to a first order system with a unit DC gain and prescribed time constant τ . Section 3 also presents a procedure to determine the design parameters of fractional order PID-type controllers, together with a descritized algorithm for DSP implementation. Section 4 compares the experimental results performed under different operating conditions. Finally, Section 5 gives some concluding remarks.
II. MODEL DESCRIPTION AND PROBLEM FORMULATION
A boost DC-DC converter of Figure 1 can be represented by the following nonlinear continuous-time dynamic equation [3] , [14] , [35] , [36] :
where i L , i R , v C , u are the input inductor current, the output capacitor voltage, the output load resistor current, the discrete-valued control input confined in the set {0, 1}, and E, R, L, C represent the external source voltage value, the output load resistance, the inductance of the input circuit, the capacitance of the output filter, respectively. S and D of Figure 1 are an active controllable switch and a diode. The symbol ζ means the auxiliary binary variable defined by ζ = 1, If u = 1, or u = 0 and i L > 0 0, If u = 0 and i L = 0
It should be noted that the converter operates in continuous conduction mode in case of ζ = 1 whereas the converter is in discontinuous conduction mode when ζ = 0. This paper will use the following assumptions: A1: i L and v C are available. A2: The inductor current can never be zero, i.e. the converter is in continuous conduction mode. As [14] , [34] - [36] , we assume that the control input u is generated via a PWM device controlled by the duty ratio input function d(·) ranging on the interval [0, 1]. Then under A2 we can obtain the following approximate averaged model
The previous results of [14] , [36] imply that for given desired reference output voltage V r satisfying V r ≥ E > 0 the equilibrium points for the current i L and the input d are uniquely determined as V 2 r /RE and 1 − E/V r , respectively. Along the similar line of [14] , we introduce the following error terms
After all, the following approximate averaged state space error model can be obtaineḋ
The nonlinear model (4) can be linearized at the operating point x = 0 as follows:ẋ
Since the Lyapunov's linearization method implies that the original nonlinear system is stable if the linearized system is stable [38] , the previous converter control methods such as [14] , [16] , [23] , [24] , [32] , [49] have used PID-type controllers similar to the following integer order control law which stabilizes the linearized boost DC-DC converter model
where K 1 , K P , K I , and K D are the gains, and e is the output error, i.e. e = v C − V r = y = x 2 . It should be noted that if x 2 is noisy then the control performance can be significantly degraded due to the derivative term K Dẋ2 . Figure 2 shows a block diagram of a PID-type controller for a boost converter. The control law (7) can be rewritten as On the other hand, motivated by the fact that a fractional order PID controller can outperform conventional integer order PID controllers, this paper will consider the following fractional order PID-type control law
where 0 ≤ µ ≤ 1 and 0 ≤ λ ≤ 1. The term D represents the continuous differential operator and thus D µ means d µ /dt µ . It should be noted that the integer order PID-type controller (7) corresponds to the special case of the proposed fractional order PID-type control law with µ = 0 and λ = 1. The proposed fractional order controller gives more flexibility to adjust the dynamic performances of the closed-loop control system. After all, our design problem can be formulated as determining the design parameters λ, µ, K 1 , K P , K I , and K D .
III. MAIN RESULTS

A. CHARACTERIZATION OF INTEGER ORDER PID-TYPE CONTROL LAW
Consider the PID-type control law (7) with the following gains:
where k 1 > 0 and τ > 0. In order to derive the closed-loop transfer function, G cl (s), where s is the Laplace variable, let's decompose the PID-type control law (7) as (11) then we can obtain the following equations
and thus we can obtain
where A and B are defined in (5) , and X (s), V 2 (s), and Y (s) are the Laplace transforms of x, v 2 , and y, respectively. After all, we can obtain the transfer function from v 2 to y, G 1 (s), as follows:
The terms N G (s) and D G (s) are given by
The equation (11) 
where N H (s) and D H (s) are defined by
It should be noted that N H (s) = D G (s) leading to G 1 (s)H (s) = N G (s)/D H (s). By using (12), (14) , and the following equation
. After all, we can obtain G cl (s) as
where ω c = LV 2 r /RE 2 . It should be noted that usually
Therefore, if we set the desired time constant τ as
then by the rules to draw a Bode plot straight-line approximation [15] the closed-loop transfer function G cl (s) of (17) can be approximated within the frequency range ω ∈ [0 ω c ) as the following first order system with a unit DC gain and prescribed time constant τ :
After all, the following theorem can be obtained: Theorem 1: Consider the linearized boost DC-DC converter model (6) and the PID controller (8) with the gains (10) . Then the closed-loop system dynamics is given by the stable first order system (17) . Additionally, if the desired time constant τ satisfies (19) then the closed-loop system dynamics can be approximated by the first order system with a unit DC gain and prescribed time constant τ , (20) , within the frequency range ω ∈ [0 ω c ).
B. FRACTIONAL ORDER PID-TYPE CONTROL LAW
Now, consider the fractional PID-type control law (9) with the gains of (10) . It should be noted that fractional order control systems have been widely introduced to improve control system performances. Various fractional order PID-type control system analysis and synthesis methods have been developed in the literature and it has been shown that a fractional order PID controller can outperform conventional integer order PID controllers [6] , [8] , [9] , [18] , [22] , [26] , [33] , [40] , [41] , [43] , [44] . In the proposed control law (9), the term K D D λ x 2 = K D D λ e can be rewritten as K D D λ−1ė where −1 ≤ λ − 1 ≤ 0. The derivative term K Dė of the conventional integer order control law (7) is replaced with the (λ − 1)th integration term K D D λ−1ė in the proposed control law. This implies that the proposed control law can reduce performance degradation due to the high frequency noise magnified by the derivative term K Dė .
In order to practically implement a fractional order controller, we should obtain a finite dimensional approximation of the fractional order integral and differential operators. Several methods have been proposed to obtain finite dimensional approximations in frequency domain and in the time domain. In obtaining a practical approximation, we must consider the computation time and the amount of the required memory. Thus the approximation should have a minimal set of parameters [9] , [40] , [41] , [43] , [44] . In the recent papers [41] , [43] , [44] , various approximation methods have been extensively compared via mathematical analysis and simulations. The previous works implies that if µ > 1 the approximation methods can yield unsatisfactory characteristics but if −1 ≤ µ ≤ 1 the following first order approximation gives desirable characteristics
where z −1 is the unit delay operator and T s is the sampling period. By using a higher order approximation instead of the above first order approximation, we may obtain better performances. However, we will consider the above first order approximation for efficient and simple implementation of the proposed fractional order PID-type control law. Denote
, and x 3 (k) = D −1 x 2 (k) at the sampling instant kT s , respectively. Then the above approximation (21) implies that
After all, the fractional order differential value D µ x 3 at the sampling instant kT s is computed by using the following update equation:
and the state variable x 3 (k) is updated by
Using the above update equations the fractional order PIDtype control law can be computed by
The control performances of the proposed fractional order PID-type controller (9) with the gains (10) depend heavily on the values of µ and λ. Because the integral performance index J (µ, λ) = t f 0 e 2 dt is the most popular one to compare the control performances of PID controllers where t f is the final time, this paper considers the integral performance index J to find the optimal orders µ and λ. The problem of finding the optimal orders µ and λ minimizing J is difficult to solve analytically, however we can easily find a minimum solution by the following simple direct search algorithm:
Tuning Algorithm of (µ, λ) TA1: Set µ * 0 = 0, λ * 0 = 1, and k = 0. TA2: Evaluate the integral performance index J * k = J (µ * k , λ * k ) = t f 0 e 2 dt with µ * k , λ * k , and the gains of (10). TA3: Find an optimal µ * ∈ [0, 1] guaranteeing J (µ * , λ * k ) ≤ J * k = J (µ * k , λ * k ) by iterating µ for the given fixed µ * k , λ * k , and the gains of (10). Set µ * k+1 = µ * . TA4: Find an optimal λ * ∈ [0, 1] guaranteeing J (µ * k+1 , λ * ) ≤ J (µ * k+1 , λ * k ) by iterating λ for the given fixed µ * k+1 , λ * k , and the gains of (10). Set λ * k+1 = λ * . TA5: Set J * k+1 = J (µ * k+1 , λ * k+1 ) and k = k + 1. TA6: If stop criteria hold then stop, otherwise go to TA3.
Remark 1: Figure 3 shows a flow chart of the Tuning Algorithm of (µ, λ). The following stop criteria can be used for the Tuning Algorithm of (µ, λ): The maximum iteration number k max is reached; J * k converges or becomes smaller than a prescribed value.
Remark 2: Our results can be summarized as the following design procedure: Step1: Set the initial gain k 1 > 0 and time constant τ > 1/ω c . Step2: Compute the PID gains K P , K I , and K D by using (10) .
Step3: Find optimal orders µ and λ by using the Tuning Algorithm of (µ, λ). Step4: If the control performances are unsatisfactory then select alternative k 1 and τ and go to Step2. Otherwise stop. Remark 3: From the fact that the integer order PID-type controller corresponds to the special case of the proposed fractional order PID-type control law (25) with µ = 0 and λ = 1, we can easily see that the integer order PID-type controller requires 6 multiplications and 7 additions whereas the proposed fractional order PID-type control law (25) requires 9 multiplications and 9 additions, thus the total execution time increase is 3 multiplications and 2 additions. This increase is not serious considering traditional powerful and fast DSPs. The experimental study given below also verifies that the total execution time increase is small compared to the sampling period.
Remark 4: In order to design the integer order PID-type controller (7) , the four design parameters K 1 , K P , K I , and K P should be selected within the conventional frameworks such as [14] while only the two design parameters K 1 and τ have to be specified within our framework. The design parameters of the proposed fractional order controller (25) are K 1 , τ , µ, and λ. Thus, the number of the design parameters of the proposed fractional order controller is 4. In the conventional integer order PID controllers, the derivative termė(k) =ẋ 2 (k) = b(k) at the sampling instant kT s is usually computed by using the following update equation
where ≥ 0 is a filter time constant which is tuned to reduce performance degradation due to the high frequency noise magnified by the derivative term. This implies that the discretized conventional integer order PID-type control design methods may require to select the parameter value besides K 1 , K P , K I , and K P . where H (s) is defined in (14) . Then by using (17) and the small gain theorem [13] , we can show that the linearized boost DC-DC converter model (6) with the proposed fractional order PID-type controller (9) is stable if the following condition is satisfied
for all frequency range. We can see that
which implies that the stability condition (28) can be rewritten as
For the case of τ > 1/ω c , the stability condition (30) can be reduced to (jω) < 1. The stability condition (30) is only a sufficient one, thus the closed-loop control system can be stable even (30) does not hold. The stability condition (30) is trivially satisfied in the case of the integer order PID-type controller (7) because (s) = 0. We can see that if the nonnegative design parameters µ and λ are chosen as µ 1 and 0 ≤ 1 − λ 1, then the above stability condition (30) can be easily satisfied. Table 1 .
IV. EXPERIMENTAL VERIFICATION
By using (4), R 0 = 100[ ], E 0 = 10[V ], and the boost converter parameters given in Table I , we can derive the following boost converter model In order to verify the practical feasibility and effectiveness of the proposed method, we consider the following two cases C1-2: A Tektronix TDS5140B digital oscilloscope is employed to measure and plot the input voltage E, the output capacitor voltage v C , and the output load resistor current i R . Figure 4 shows the schematic diagram of the experimental testbed. Figure 5 depicts the circuit scheme of the power stage used for experimental study. Figure 6 illustrates the experimental setup. We assume that the desired time constant τ is 0.001 leading to a 3-dB bandwidth of 1000, a rise time of 2.2τ = 0.0022, and a 2% settling time of 4τ = 0.004. By referring to the method presented in the previous section, we find optimal λ = 0.88 and µ = 0.06, and we obtain the proposed fractional order PID-type control law as follows:
where a(k) and b(k) are updated by the following recursive equations By setting µ = 0 and λ = 1, a conventional integer order PID-type controller can be obtained as follows: (35) where b(k) are updated by the following recursive equations
The maximum, minimum, and average calculation times of the above conventional integer order control law v(k) of (35) are 0.98 µsec, 0.58 µsec, and 0.78 µsec, respectively. Figures 9 and 10 show the time trajectories by the above conventional integer order PID-type controller (35) . 12 imply that the proposed controller achieves 25 % reduction in maximum output voltage error, 25 % reduction in maximum output current error, and 25 % reduction in recovery time for the case C1 compared to the conventional integer order controller (35) . The proposed controller achieves 50 % reduction in maximum output voltage error, and about 70 % reduction in recovery time for the case C2 compared to the conventional controller. The increase in average calculation time caused by using the proposed fractional order PID-type controller instead of the conventional controller is 0.36 µsec. The maximum and average calculation times of the proposed fractional order PID-type controller are 1.26 µsec and 1.06 µsec. These are much less than the sampling period 20 µsec. Thus the execution time cannot be a constraint when the proposed controller is implemented on a DSP. And the experimental results given in Figures 7 to 12 imply that the proposed fractional order PID-type controller may require a slight increase in calculation time but it gives a much faster recovery time, less overshoot, smaller maximum output error compared to the conventional controller.
V. CONCLUSION
We proposed a fractional order PID-type control algorithm for a boost DC-DC converter. We also gave simulation and experimental results to verify the effectiveness and practicality of the proposed control system under several operating conditions. Via experimental study we verified that the proposed method can give a less overshoot and faster recovery time compared to the conventional integer order controller under abrupt load or input voltage variations. Finally, we remark that fractional order PID-type controllers for buck converters and buck-boost converters can also be designed using formulations similar to that provided in this paper.
